NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_SD_B0_04

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_SD_B0_04

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: usdhc1

1 (ALT1): Select mux mode: ALT1 mux port: FLEXCAN2_TX of instance: flexcan2

2 (ALT2): Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7

3 (ALT3): Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: sai2

4 (ALT4): Select mux mode: ALT4 mux port: LPSPI1_SDO of instance: lpspi1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: FLEXSPI_B_SS0_B of instance: flexspi_bus2bit

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_SD_B0_04

Links

() ()